

ANSWERS TO REVIEW QUESTIONS

CHAPTER 1

- 1.1 digital
- 1.2 digital
- 1.3 high
- 1.4 high
- 1.5 False
- 1.6 1
- 1.7 0
- 1.8 0
- 1.9 1
- 1.10 1
- 1.11 1
- 1.12 active-high
- 1.13 active-low
- 1.14 False
- 1.15 True
- 1.16 True
- 1.17 Inverse of the other input
- 1.18 16
- 1.19 active-high
- 1.20 3
- 1.21 8

CHAPTER 2

- 2.1 2; 0 and 1
- 2.2 Hexadecimal
- 2.3 8
- 2.4 1; 128
- 2.5 sign
- 2.6 the number itself
- 2.7 8
- 2.8 1011
- 2.9 7
- 2.10 128
- 2.11 Even
- 2.12 2
- 2.13 3
- 2.14 2's complement method
- 2.15 non-weighted
- 2.16 3
- 2.17 2
- 2.18 3
- 2.19 4
- 2.20 1, 2, and 4
- 2.21 1, 3

CHAPTER 3

- 3.1 Impurity
- 3.2 Excess minority
- 3.6 Excess minority
- 3.7 Saturation

- 3.3 Higher
- 3.4 Common-emitter
- 3.5 Rise time

- 3.8 Lower
- 3.9 CMOS
- 3.10 CMOS

CHAPTER 4

- 4.1 Bipolar
- 4.2 MOS
- 4.3 Propagation delay time $\times$ power dissipation
- 4.4 fan-out
- 4.5 number of inputs
- 4.6 deeper or harder
- 4.7 higher
- 4.8 not be
- 4.9 Logic 1
- 4.10 not be left open

- 4.11 lower
- 4.12 0° to 70°C
- 4.13 0, 1, and high-impedance
- 4.14 Open collector or passive pull-up
- 4.15 ECL
- 4.16 LOW
- 4.17 HCT, AHCT, ACT, FCT
- 4.18 BiCMOS
- 4.19 TTL
- 4.20 High-impedance

CHAPTER 5

- 5.1 Literal
- 5.2 memory
- 5.3 four
- 5.4 SOP
- 5.5 NAND-NAND
- 5.6 IC package
- 5.7 minterm
- 5.8 maxterm
- 5.9 2^n
- 5.10 Gray
- 5.11 0 or 1
- 5.12 3
- 5.13 two
- 5.14 essential prime implicant

- 5.15 essential prime implicant
- 5.16 1, 1
- 5.17 A
- 5.18 K -map
- 5.19 Static-1
- 5.20 Static-0
- 5.21 
- 5.22 
- 5.23 not present
- 5.24 not present
- 5.25 static-1 hazard or glitch
- 5.26 Static-0 hazard or glitch
- 5.27 more

CHAPTER 6


- 6.1 multiplexer
- 6.2 demultiplexer
- 6.3 5
- 6.4 BCD-to-7-segment decoder
- 6.5 0110
- 6.6 digital comparator
- 6.7 power
- 6.8 16 : 1

- 6.9 6
- 6.10 arithmetic and logic unit
- 6.11 active-low
- 6.12 active-low input
- 6.13 47
- 6.14 9's
- 6.15 adder

CHAPTER 7

- 7.1 memory
- 7.2 n
- 7.3 is not
- 7.4 1, 0
- 7.5 $\overline{Q}$
- 7.6 race around condition
- 7.7 does not change
- 7.8 2
- 7.9 bit
- 7.10 falling-edge or negative-edge or trailing-edge
- 7.11 low
- 7.12 0
- 7.13 latch
- 7.14 excitation table
- 7.15 FLIP-FLOPs

CHAPTER 8

- 8.1 4
- 8.2 asynchronous
- 8.3 16
- 8.4 1111
- 8.5 6, 2
- 8.6 0010
- 8.7 8
- 8.8 asynchronous
- 8.9 
- 8.10 lower
- 8.11 1
- 8.12 1
- 8.13 universal
- 8.14 4
- 8.15 32
- 8.16 8
- 8.17 3-line-to-8 line decoder
- 8.18 asynchronous
- 8.19 6, 2
- 8.20 asynchronous
- 8.21 AND-OR or NAND-NAND
- 8.22 hazard free
- 8.23 malfunctioning
- 8.24 1
- 8.25 0
- 8.26 avoided
- 8.27 Non-critical
- 8.28 $2^3 = 8$
- 8.29 same as the present state
- 8.30 4
- 8.31 input, output
- 8.32 three
- 8.33 three

CHAPTER 9

- 9.1 2
- 9.2 Retriggerable
- 9.3 Monostable
- 9.4 
- 9.5 non-inverting
- 9.6 comparator circuit
- 9.7 regenerative comparator (Schmitt-trigger)
- 9.8 monostable
- 9.9 external (triggering)
- 9.10 Schmitt-trigger
- 9.11 bistable
- 9.12 regenerative
- 9.13 $0.7 RC$
- 9.14 1 kHz
- 9.15 astable

CHAPTER 10

- 10.1 1/4095
- 10.2 8
- 10.9 1/510
- 10.10 10

- 10.3 less than $\pm \frac{1}{2}$
- 10.4 settling time
- 10.5 10 V
- 10.6 CTC
- 10.7 4
- 10.8 0.05 ms

- 10.11 $1/2^n - 1$
- 10.12 1
- 10.13 255
- 10.14 255
- 10.15 1100 1101 1010

CHAPTER 11

- 11.1 binary
- 11.2 1024
- 11.3 17
- 11.4 1024
- 11.5 random
- 11.6 serial access
- 11.7 01001100
- 11.8 11100101
- 11.9 32
- 11.10 ECH
- 11.11 10 ns
- 11.12 electrically
- 11.13 ultraviolet radiation
- 11.14 MOS
- 11.15 content addressable memory
- 11.16 serial
- 11.17 dual-port
- 11.18 two
- 11.19 serial
- 11.20 data-rate
- 11.21 bidirectional
- 11.22 lesser
- 11.23 increases
- 11.24 400 MHz

CHAPTER 12

- 12.1 AND and OR
- 12.2 two
- 12.3 AND
- 12.4 manufacturer
- 12.5 ASIC
- 12.6 PAL (SPLD)
- 12.7 20
- 12.8 ISP
- 12.9 JTAG
- 12.10 BGA
- 12.11 quad flat pack
- 12.12 ACT
- 12.13 FPGA
- 12.14 CAD
- 12.15 more
- 12.16 inverting and non-inverting
- 12.17 D-FF
- 12.18 EX-OR gate
- 12.19 electrically erasable flash CMOS
- 12.20 in
- 12.21 PLA
- 12.22 16
- 12.23 1
- 12.24 in
- 12.25 erasing
- 12.26 LUT
- 12.27 built-in
- 12.28 manufacturer
- 12.29 hard-core, soft-core
- 12.30 in
- 12.31 16
- 12.32 56
- 12.33 can not
- 12.34 once
- 12.35 4
- 12.36 4
- 12.37 4
- 12.38 6

CHAPTER 13

- 13.1 8
- 13.2 64 K Bytes
- 13.9 no
- 13.10 4

- 13.3 20
- 13.4 I/O ports
- 13.5 RAM
- 13.6 decremented by 2
- 13.7 5
- 13.8 256
- 13.11 6.25 MHz
- 13.12 0
- 13.13 1 M byte
- 13.14 12440 H
- 13.15 31000 H

CHAPTER 14

- 14.1 HDL
- 14.2 logic synthesis and optimization
- 14.3 target
- 14.4 modes
- 14.5 comment
- 14.6 one
- 14.7 0 and 1
- 14.8 Entity
- 14.9 VHSIC Hardware Description Language
- 14.10 very high speed integrated circuits
- 14.11 Architecture body
- 14.12 concurrently
- 14.13 sequentially
- 14.14 Sensitivity list
- 14.15 configuration declaration
- 14.16 <=
- 14.17 :=
- 14.18 not allowed
- 14.19 concurrent
- 14.20 package
- 14.21 0, 1, Z, -(don't care)
- 14.22 positive edge triggering
- 14.23 full STD_LOGIC_1164
- 14.24 active-high